

Figure 1




Figure 2

FIG. 3 is a schematic diagram of a digital circuit 100. The circuit 100 includes a D flip-flop 142, a multiplexer 141, and four delay elements 121, 122, 123, and 124. The D flip-flop 142 has a data input (din) 101, a clock input (ck) 102, and a data output (dout) 111. The multiplexer 141 selects between the data output of the D flip-flop 142 and the data input (din) 101. The delay elements 121, 122, 123, and 124 are connected to the data output of the multiplexer 141 and the data input (din) 101. The delay elements 121, 122, 123, and 124 are labeled t_{d1}, t_{d2}, t_{d3}, and t_{d4} respectively. The delay elements 121, 122, 123, and 124 are connected to the data output of the multiplexer 141 and the data input (din) 101. The delay elements 121, 122, 123, and 124 are labeled t_{d1}, t_{d2}, t_{d3}, and t_{d4} respectively.




Figure 3




Figure 5




Figure 6

Figure 7




Figure 8